Welcome to MARLOW

A central marketplace for dissemination of lowpower micro-electronics design

Reports

Projects

salomon

salomon

				Summary The goal of SALOMON is the development of a design flow that allows a system-level exploration of mixed analog-digital telecommunication ASICs. Such exploration will allow high-level architectural trade-offs between an analog and a digital implementation of a given functional block in order to obtain the lowest overall power consumption. The design flow will allow system designers to simulate architectures by making use of high-level models of the circuits. Together with the high-level simulations, the overall power consumption will be monitored. To this purpose, high-level power estimators will be developed in this project for the different analog and digital blocks that are used in the examples. Today analog-digital partitioning is typically performed in a heuristic manner by an experienced system designer and it is often strongly based on previous designs precluding the investigation of novel architectures that may consume less power. In order to make such system-level architectural explorations feasible without designing every sub-block down to the transistor level, the system designer must be able to simulate the entire system architecture at a behavioural level in order to verify the functionality and the performance. Existing simulation tools are not satisfactory to this end. In this project a new high-level design flow for mixed-signal telecom ASICs will be developed based upon the combination of system-level behavioural performance simulation and power estimators. This general design flow could be implemented by means of a number of different software tools for simulation. In this project, one particular prototype implementation will be realised in order to illustrate the feasibility of the general design flow. The main results of SALOMON will be a general top-down design flow for mixed-signal telecom ASICs. high-level models of analog and digital blocks and power estimators for these blocks. a prototype implementation of the design flow with particular software tools to demonstrate the general design flow. application of the design flow to digital telecom examples. These results will be disseminated through workshops, publications, demonstrations, hands-on sessions and via the internet. Participants IMEC (B), K.U.LEUVEN (B), ALCATEL-MIETEC (B) Design Story Public Deliverables

   

Click on the button to subscribe or unsubscribe from our mailing list.

Delft, The Netherlands
Tel. +31 15 278 6696
Fax.+31 15 278 7564

www.lowpower.org
info@lowpower.org